

## CMOS Static RAM 1 Meg (64K x 16-Bit)

## Features

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times


   Commercial and Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTLcompatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Commercial and industrial product available in 44-pin Plastic SOJ package and 44-pin TSOP package

## Description

The IDT71016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71016 has an output enable pin which operates as fast as 7ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71016 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.


The IDT71016 is packaged in a JEDEC standard 44-pin Plastic SOJ and 44-pin TSOP Type II.



# **Functional Block Diagram**

#### **FEBRUARY 2001**

## **Pin Configurations**



## **Pin Descriptions**

A0 - A15	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
ŌE	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
<b>I/O</b> 0 - <b>I/O</b> 15	Data Input/Output	I/O
Vcc	5.0V Power	Pwr
Vss	Ground	Gnd

3210 tbl 01

## Truth Table <sup>(1)</sup>

IIMU	11010						
<u>cs</u>	ŌĒ	WE	BLE	BHE	I/O0 - I/O7	I/O8 - I/O15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected - Standby
L	L	Н	L	Н	DATAOUT	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAOUT	High Byte Read
L	L	Н	L	L	DATAOUT	DATAOUT	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled

NOTE:

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

3210 tbl 02

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Value	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.25	W
Іоит	DC Output Current	50	mA
2	-	-	3210 tbl 03

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

## **Recommended Operating Temperature and Supply Voltage**

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	–40°C to +85°C	0V	5.0V ± 10%

3210 tbl 04

3210 tbl 05

## **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	۷
Viн	Input High Voltage	2.2		VDD +0.5	۷
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	۷

NOTE:

1. VIL (min.) = -1.5V for pulse width less than tRC/2, once per cycle.

### Capacitance $(TA = +25^{\circ} C, f = 1.0 MHz, SOJ Package)$

	*			
Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	6	pF
Cı/o	I/O Capacitance	Vout = 3dV	7	pF
NOTE:				3210 tbl 06

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

## **DC Electrical Characteristics**

#### (Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	$V_{CC}$ = Max., $V_{IN}$ = GND to $V_{CC}$		5	μA
Ilo	Output Leakage Current	Vcc = Max., $\overline{CS}$ = VIH, VOUT = GND to Vcc		5	μA
Vol	Output Low Voltage	Iol = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4		V

3210 tbl 07

3210 tbl 08

## **DC Electrical Characteristics**<sup>(1)</sup> $(Vcc = 5.0V \pm 10\%, VLc = 0.2V, VHc = Vcc-0.2V)$

		71016S12		71016S15		71016S20		
Symbol	Parameter	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
Icc	Dynamic Operating Current $\overline{CS} \leq V_{IL}$ , Outputs Open, Vcc = Max., f = f <sub>MAX</sub> <sup>(2)</sup>	210	210	180	180	170	170	mA
Isb	Standby Power Supply Current (TTL Level) $\overline{\text{CS}} \ge \text{Vih}$ , Outputs Open, Vcc = Max., F = fmax <sup>(2)</sup>	60	60	50	50	45	45	mA
ISB1	Standby Power Supply Current (CMOS Level) $\overline{CS} \ge V_{HC}$ , Outputs Open, Vcc = Max., f = 0 <sup>(2)</sup> $V_{IN} \le V_{LC}$ or $V_{IN} \ge V_{HC}$	10	10	10	10	10	10	mA

NOTES:

1. All values are maximum guaranteed values.

2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing .

#### IDT71016, CMOS Static RAM 1 Meg (64K x 16-bit)


Commercial and Industrial Temperature Ranges


## **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

3210 tbl 09

## **AC Test Loads**





\*Including jig and scope capacitance.



Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Output Capacitive Derating

3210 tbl 10


## AC Electrical Characteristics (Vcc = 5.0V ± 10%, Commercial and Industrial Range)

		7101	l6S12	71016S15		71016S20			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CYCLE									
trc	Read Cycle Time	12		15		20		ns	
taa	Address Access Time		12		15		20	ns	
tacs	Chip Select Access Time		12		15		20	ns	
tclz <sup>(1)</sup>	Chip Select Low to Output in Low-Z	4		5		5		ns	
tснz <sup>(1)</sup>	Chip Select High to Output in High-Z		6		6		8	ns	
toe	Output Enable Low to Output Valid		7		8		10	ns	
tolz <sup>(1)</sup>	Output Enable Low to Output in Low-Z	0		0		0		ns	
tонz <sup>(1)</sup>	Output Enable High to Output in High-Z		6		6		8	ns	
toн	Output Hold from Address Change	4		4		5		ns	
<b>t</b> BE	Byte Enable Low to Output Valid		7		8		10	ns	
tblz <sup>(1)</sup>	Byte Enable Low to Output in Low-Z	0		0		0		ns	
tBHZ <sup>(1)</sup>	Byte Enable High to Output in High-Z		6		6		8	ns	
WRITE CYCL	E			•	•				
twc	Write Cycle Time	12		15		20		ns	
taw	Address Valid to End of Write	9		10		12		ns	
tcw	Chip Select Low to End of Write	9		10		12		ns	
tbw	Byte Enable Low to End of Write	9		10		12		ns	
tas	Address Set-up Time	0		0		0		ns	
twr	Address Hold from End of Write	0		0		0		ns	
twp	Write Pulse Width	9		10		12		ns	
tDW	Data Valid to End of Write	7		8		10		ns	
tdн	Data Hold Time	0		0		0		ns	
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	1		1		1		ns	
twHz <sup>(1)</sup>	Write Enable Low to Output in High-Z		6		6		8	ns	

NOTE:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

## Timing Waveform of Read Cycle No. 1<sup>(1,2,3)</sup>




1.  $\overline{\text{WE}}$  is HIGH for Read Cycle.

2. Device is continuously selected,  $\overline{CS}$  is LOW.

OE, BHE, and BLE are LOW. 3.

## Timing Waveform of Read Cycle No. 2<sup>(1)</sup>




NOTES:

1. WE is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tak is the limiting parameter.

3. Transition is measured ±200mV from steady state.


## Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)<sup>(1,2,4)</sup>




#### NOTES:

- 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- 2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to tw+z + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

## Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)<sup>(1,4)</sup>




## Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)<sup>(1,4)</sup>



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{CS}$ , LOW  $\overline{BHE}$  or  $\overline{BLE}$ , and a LOW  $\overline{WE}$ . 2.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW, two must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.



## **Datasheet Document History**

7/30/99 8/5/99	Pg. 3	Updated to new format Expressed commercial and industrial ranges on DC Electrical table Removed Icc, IsB, and IsB1 values for S12 industrial speed
	Pg. 5	Expressed commercial and industrial ranges on AC Electrical table Changed footnote #2 to commercial temperature only
	Pg. 6	Revised footnotes on Write Cycle No. 1 diagram
	Pg. 7	Revised footnotes on Write Cycle No. 2 and No. 3 diagrams
	Pg. 8	Removed SCD 2752 footnote
	Ū	Added commercial only for 12ns speed
8/13/99	Pg. 9	Added Datasheet Document History
9/30/99	Pg. 3, 5, 8	Added 12ns industrial temperature speed grade offering
08/09/00	-	Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054

#### *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

*for Tech Support:* sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.